| 1 | /*
|
| 2 | * Copyright (c) 2004 Martin V\xe9giard.
|
| 3 | * Copyright (c) 2004-2005 Bruno Ducrot
|
| 4 | * Copyright (c) 2004 FUKUDA Nobuhiko <nfukuda@spa.is.uec.ac.jp>
|
| 5 | * Copyright (c) 2004, 2006 The NetBSD Foundation, Inc.
|
| 6 | * All rights reserved.
|
| 7 | *
|
| 8 | * This code is derived from software contributed to The NetBSD Foundation
|
| 9 | * by Juan Romero Pardines and Martin Vegiard.
|
| 10 | *
|
| 11 | * Redistribution and use in source and binary forms, with or without
|
| 12 | * modification, are permitted provided that the following conditions
|
| 13 | * are met:
|
| 14 | * 1. Redistributions of source code must retain the above copyright
|
| 15 | * notice, this list of conditions and the following disclaimer.
|
| 16 | * 2. Redistributions in binary form must reproduce the above copyright
|
| 17 | * notice, this list of conditions and the following disclaimer in the
|
| 18 | * documentation and/or other materials provided with the distribution.
|
| 19 | * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
| 20 | * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
| 21 | * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
| 22 | * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
| 23 | * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
| 24 | * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
| 25 | * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
| 26 | * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
| 27 | * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
| 28 | * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
| 29 | */
|
| 30 | /* AMD POWERNOW K8 driver */
|
| 31 |
|
| 32 | #include <sys/param.h>
|
| 33 | #include <sys/systm.h>
|
| 34 | #include <sys/malloc.h>
|
| 35 | #include <sys/kernel.h>
|
| 36 | #include <sys/module.h>
|
| 37 | #include <sys/sysctl.h>
|
| 38 | #include <bus/isa/isa.h>
|
| 39 | #include <machine/cpu.h>
|
| 40 | #include <machine/pmap.h>
|
| 41 | #include <machine/pc/bios.h>
|
| 42 | #include <machine/cpufunc.h>
|
| 43 | #include <machine/md_var.h>
|
| 44 | #include <machine/specialreg.h>
|
| 45 |
|
| 46 | #define PN8_STA_MFID(x) (((x) >> 16) & 0x3f)
|
| 47 | #define PN8_STA_MVID(x) (((x) >> 48) & 0x1f)
|
| 48 | #define PN8_STA_SFID(x) (((x) >> 8) & 0x3f)
|
| 49 |
|
| 50 | /*
|
| 51 | * MSRs and bits used by PowerNow! technology
|
| 52 | */
|
| 53 | #define MSR_AMDK7_FIDVID_CTL 0xc0010041
|
| 54 | #define MSR_AMDK7_FIDVID_STATUS 0xc0010042
|
| 55 | #define AMD_PN_FID_VID 0x06
|
| 56 |
|
| 57 | #define BIOS_START 0xe0000
|
| 58 | #define BIOS_LEN 0x20000
|
| 59 | #define BIOS_STEP 16
|
| 60 |
|
| 61 | #define PN8_PSB_VERSION 0x14
|
| 62 | #define PN8_PSB_TO_RVO(x) ((x) & 0x03)
|
| 63 | #define PN8_PSB_TO_IRT(x) (((x) >> 2) & 0x03)
|
| 64 | #define PN8_PSB_TO_MVS(x) (((x) >> 4) & 0x03)
|
| 65 | #define PN8_PSB_TO_BATT(x) (((x) >> 6) & 0x03)
|
| 66 | /* Bitfields used by K8 */
|
| 67 | #define PN8_CTR_FID(x) ((x) & 0x3f)
|
| 68 | #define PN8_CTR_VID(x) (((x) & 0x1f) << 8)
|
| 69 | #define PN8_CTR_PENDING(x) (((x) & 1) << 32)
|
| 70 | #define PN8_STA_CFID(x) ((x) & 0x3f)
|
| 71 | #define PN8_STA_SFID(x) (((x) >> 8) & 0x3f)
|
| 72 | #define PN8_STA_MFID(x) (((x) >> 16) & 0x3f)
|
| 73 | #define PN8_STA_PENDING(x) (((x) >> 31) & 0x01)
|
| 74 | #define PN8_STA_CVID(x) (((x) >> 32) & 0x1f)
|
| 75 | #define PN8_STA_SVID(x) (((x) >> 40) & 0x1f)
|
| 76 | #define PN8_STA_MVID(x) (((x) >> 48) & 0x1f)
|
| 77 | #define PN8_PLL_LOCK(x) ((x) * 1000/5)
|
| 78 | #define WRITE_FIDVID(fid, vid, ctrl) \
|
| 79 | wrmsr(MSR_AMDK7_FIDVID_CTL, \
|
| 80 | (((ctrl) << 32) | (1ULL << 16) | ((vid) << 8) | (fid)))
|
| 81 | #define COUNT_OFF_IRT(irt) DELAY(10 * (1 << (irt)))
|
| 82 | #define COUNT_OFF_VST(vst) DELAY(20 * (vst))
|
| 83 | #define FID_TO_VCO_FID(fid) \
|
| 84 | (((fid) < 8) ? (8 + ((fid) << 1)) : (fid))
|
| 85 |
|
| 86 | #define READ_PENDING_WAIT(status) \
|
| 87 | do { \
|
| 88 | (status) = rdmsr(MSR_AMDK7_FIDVID_STATUS); \
|
| 89 | } while (PN8_STA_PENDING(status))
|
| 90 | #define abs(x) ( x < 0 ? -x : x )
|
| 91 |
|
| 92 | #define POWERNOW_MAX_STATES 16
|
| 93 |
|
| 94 | struct k8pnow_state {
|
| 95 | int freq;
|
| 96 | uint8_t fid;
|
| 97 | uint8_t vid;
|
| 98 | };
|
| 99 |
|
| 100 | struct k8pnow_cpu_state {
|
| 101 | struct k8pnow_state state_table[POWERNOW_MAX_STATES];
|
| 102 | unsigned int n_states;
|
| 103 | unsigned int sgtc;
|
| 104 | unsigned int vst;
|
| 105 | unsigned int mvs;
|
| 106 | unsigned int pll;
|
| 107 | unsigned int rvo;
|
| 108 | unsigned int irt;
|
| 109 | int low;
|
| 110 | };
|
| 111 |
|
| 112 | struct psb_s {
|
| 113 | char signature[10]; /* AMDK7PNOW! */
|
| 114 | uint8_t version;
|
| 115 | uint8_t flags;
|
| 116 | uint16_t ttime; /* Min Settling time */
|
| 117 | uint8_t reserved;
|
| 118 | uint8_t n_pst;
|
| 119 | };
|
| 120 | struct pst_s {
|
| 121 | uint32_t cpuid;
|
| 122 | uint8_t pll;
|
| 123 | uint8_t fid;
|
| 124 | uint8_t vid;
|
| 125 | uint8_t n_states;
|
| 126 | };
|
| 127 |
|
| 128 | static struct k8pnow_cpu_state *k8pnow_current_state = NULL;
|
| 129 | int cpuspeed;
|
| 130 |
|
| 131 | int
|
| 132 | k8pnow_states(struct k8pnow_cpu_state *cstate, uint32_t cpusig,
|
| 133 | unsigned int fid, unsigned int vid);
|
| 134 | int
|
| 135 | k8pnow_decode_pst(struct k8pnow_cpu_state *cstate, uint8_t *p);
|
| 136 | /*
|
| 137 | * Given a set of pair of fid/vid, and number of performance states,
|
| 138 | * compute state_table via an insertion sort.
|
| 139 | */
|
| 140 | int
|
| 141 | k8pnow_decode_pst(struct k8pnow_cpu_state *cstate, uint8_t *p)
|
| 142 | {
|
| 143 | int i, j, n;
|
| 144 | struct k8pnow_state state;
|
| 145 | for (n = 0, i = 0; i < cstate->n_states; i++) {
|
| 146 | state.fid = *p++;
|
| 147 | state.vid = *p++;
|
| 148 | /*
|
| 149 | * The minimum supported frequency per the data sheet is 800MHz
|
| 150 | * The maximum supported frequency is 5000MHz.
|
| 151 | */
|
| 152 | state.freq = 800 + state.fid * 100;
|
| 153 | j = n;
|
| 154 | while (j > 0 && cstate->state_table[j - 1].freq > state.freq) {
|
| 155 | memcpy(&cstate->state_table[j],
|
| 156 | &cstate->state_table[j - 1],
|
| 157 | sizeof(struct k8pnow_state));
|
| 158 | --j;
|
| 159 | }
|
| 160 | memcpy(&cstate->state_table[j], &state,
|
| 161 | sizeof(struct k8pnow_state));
|
| 162 | n++;
|
| 163 | }
|
| 164 | return 1;
|
| 165 | }
|
| 166 |
|
| 167 | int
|
| 168 | k8pnow_states(struct k8pnow_cpu_state *cstate, uint32_t cpusig,
|
| 169 | unsigned int fid, unsigned int vid)
|
| 170 | {
|
| 171 | struct psb_s *psb;
|
| 172 | struct pst_s *pst;
|
| 173 | uint8_t *p;
|
| 174 | int i;
|
| 175 | for (p = (u_int8_t *)BIOS_PADDRTOVADDR(BIOS_START);
|
| 176 | p < (u_int8_t *)BIOS_PADDRTOVADDR(BIOS_START + BIOS_LEN); p +=
|
| 177 | BIOS_STEP) {
|
| 178 | if (memcmp(p, "AMDK7PNOW!", 10) == 0) {
|
| 179 | psb = (struct psb_s *)p;
|
| 180 | if (psb->version != PN8_PSB_VERSION)
|
| 181 | return 0;
|
| 182 | cstate->vst = psb->ttime;
|
| 183 | cstate->rvo = PN8_PSB_TO_RVO(psb->reserved);
|
| 184 | cstate->irt = PN8_PSB_TO_IRT(psb->reserved);
|
| 185 | cstate->mvs = PN8_PSB_TO_MVS(psb->reserved);
|
| 186 | cstate->low = PN8_PSB_TO_BATT(psb->reserved);
|
| 187 | p+= sizeof(struct psb_s);
|
| 188 | for (i = 0; i < psb->n_pst; ++i) {
|
| 189 | pst = (struct pst_s *) p;
|
| 190 | cstate->pll = pst->pll;
|
| 191 | cstate->n_states = pst->n_states;
|
| 192 | //if (cpusig == pst->cpuid &&
|
| 193 | if(pst->fid == fid && pst->vid == vid) {
|
| 194 | return (k8pnow_decode_pst(cstate,
|
| 195 | p+= sizeof (struct pst_s)));
|
| 196 | }
|
| 197 | p += sizeof(struct pst_s) + 2
|
| 198 | * cstate->n_states;
|
| 199 | }
|
| 200 | }
|
| 201 | }
|
| 202 | return 0;
|
| 203 | }
|
| 204 |
|
| 205 | static int
|
| 206 | k8_powernow_setperf(unsigned int freq)
|
| 207 | {
|
| 208 | unsigned int i;
|
| 209 | uint64_t status;
|
| 210 | uint32_t val;
|
| 211 | int cfid, cvid, fid = 0, vid = 0;
|
| 212 | int rvo;
|
| 213 | struct k8pnow_cpu_state *cstate;
|
| 214 | /*
|
| 215 | * We dont do a k8pnow_read_pending_wait here, need to ensure that the
|
| 216 | * change pending bit isn't stuck,
|
| 217 | */
|
| 218 | status = rdmsr(MSR_AMDK7_FIDVID_STATUS);
|
| 219 | if (PN8_STA_PENDING(status))
|
| 220 | return 1;
|
| 221 | cfid = PN8_STA_CFID(status);
|
| 222 | cvid = PN8_STA_CVID(status);
|
| 223 | cstate = k8pnow_current_state;
|
| 224 | //kprintf("%s: cstate->n_states=%d\n", __func__, cstate->n_states);
|
| 225 | for (i = 0; i < cstate->n_states; i++) {
|
| 226 | if (cstate->state_table[i].freq >= freq) {
|
| 227 | //kprintf("%s: freq=%d\n", __func__, freq);
|
| 228 | fid = cstate->state_table[i].fid;
|
| 229 | vid = cstate->state_table[i].vid;
|
| 230 | //kprintf("%s: fid=%d vid=%d\n", __func__, fid, vid);
|
| 231 | break;
|
| 232 | }
|
| 233 | }
|
| 234 | if (fid == cfid && vid == cvid) {
|
| 235 | cpuspeed = freq;
|
| 236 | return 0;
|
| 237 | }
|
| 238 | /*
|
| 239 | * Phase 1: Raise core voltage to requested VID if frequency is
|
| 240 | * going up.
|
| 241 | */
|
| 242 | while (cvid > vid) {
|
| 243 | val = cvid - (1 << cstate->mvs);
|
| 244 | WRITE_FIDVID(cfid, (val > 0) ? val : 0, 1ULL);
|
| 245 | READ_PENDING_WAIT(status);
|
| 246 | cvid = PN8_STA_CVID(status);
|
| 247 | COUNT_OFF_VST(cstate->vst);
|
| 248 | }
|
| 249 |
|
| 250 | /* ... then raise to voltage + RVO (if required) */
|
| 251 | for (rvo = cstate->rvo; rvo > 0 && cvid > 0; --rvo) {
|
| 252 | /* XXX It's not clear from spec if we have to do that
|
| 253 | * in 0.25 step or in MVS. Therefore do it as it's done
|
| 254 | * under Linux */
|
| 255 | WRITE_FIDVID(cfid, cvid - 1, 1ULL);
|
| 256 | READ_PENDING_WAIT(status);
|
| 257 | cvid = PN8_STA_CVID(status);
|
| 258 | COUNT_OFF_VST(cstate->vst);
|
| 259 | }
|
| 260 | /* Phase 2: change to requested core frequency */
|
| 261 | if (cfid != fid) {
|
| 262 | uint32_t vco_fid, vco_cfid;
|
| 263 | vco_fid = FID_TO_VCO_FID(fid);
|
| 264 | vco_cfid = FID_TO_VCO_FID(cfid);
|
| 265 | while (abs(vco_fid - vco_cfid) > 2) {
|
| 266 | if (fid > cfid) {
|
| 267 | if (cfid > 6)
|
| 268 | val = cfid + 2;
|
| 269 | else
|
| 270 | val = FID_TO_VCO_FID(cfid) + 2;
|
| 271 | } else
|
| 272 | val = cfid - 2;
|
| 273 | WRITE_FIDVID(val, cvid, (uint64_t)cstate->pll * 1000 / 5);
|
| 274 | READ_PENDING_WAIT(status);
|
| 275 | cfid = PN8_STA_CFID(status);
|
| 276 | COUNT_OFF_IRT(cstate->irt);
|
| 277 | vco_cfid = FID_TO_VCO_FID(cfid);
|
| 278 | }
|
| 279 | WRITE_FIDVID(fid, cvid, (uint64_t) cstate->pll * 1000 / 5);
|
| 280 | READ_PENDING_WAIT(status);
|
| 281 | cfid = PN8_STA_CFID(status);
|
| 282 | COUNT_OFF_IRT(cstate->irt);
|
| 283 | }
|
| 284 | /* Phase 3: change to requested voltage */
|
| 285 | if (cvid != vid) {
|
| 286 | WRITE_FIDVID(cfid, vid, 1ULL);
|
| 287 | READ_PENDING_WAIT(status);
|
| 288 | cvid = PN8_STA_CVID(status);
|
| 289 | COUNT_OFF_VST(cstate->vst);
|
| 290 | }
|
| 291 | if (cfid == fid || cvid == vid)
|
| 292 | cpuspeed = cstate->state_table[i].freq;
|
| 293 | return 0;
|
| 294 | }
|
| 295 |
|
| 296 | static int
|
| 297 | powernow_sysctl_helper(SYSCTL_HANDLER_ARGS)
|
| 298 | {
|
| 299 | int fq, err = 0;
|
| 300 | int i;
|
| 301 | struct k8pnow_cpu_state *cstate;
|
| 302 | struct k8pnow_state *state;
|
| 303 | cstate = k8pnow_current_state;
|
| 304 | if (req->newptr != NULL) {
|
| 305 | err = SYSCTL_IN(req, &fq, sizeof(fq));
|
| 306 | if (err)
|
| 307 | return err;
|
| 308 | if (fq != cpuspeed) {
|
| 309 | for (i = cstate->n_states; i > 0; i--) {
|
| 310 | state = &cstate->state_table[i-1];
|
| 311 | if(fq == state->freq) {
|
| 312 | k8_powernow_setperf(fq);
|
| 313 | break;
|
| 314 | }
|
| 315 | }
|
| 316 | }
|
| 317 | } else {
|
| 318 | err = SYSCTL_OUT(req, &cpuspeed, sizeof(cpuspeed));
|
| 319 | }
|
| 320 | return err;
|
| 321 | }
|
| 322 |
|
| 323 | static struct sysctl_ctx_list machdep_powernow_ctx;
|
| 324 | static char freqs_available[80];
|
| 325 |
|
| 326 | static int
|
| 327 | powernow_init(void)
|
| 328 | {
|
| 329 | uint64_t status;
|
| 330 | size_t len, freq_len;
|
| 331 | uint32_t maxfid, maxvid, i;
|
| 332 | struct k8pnow_cpu_state *cstate;
|
| 333 | struct k8pnow_state *state;
|
| 334 | const char *techname;
|
| 335 | u_int32_t regs[4];
|
| 336 | cpuspeed = 0;
|
| 337 | struct sysctl_oid *oid, *leaf;
|
| 338 | do_cpuid(0x80000000, regs);
|
| 339 | if (regs[0] < 0x80000007)
|
| 340 | return 0;
|
| 341 | do_cpuid(0x80000007, regs);
|
| 342 | if (!(regs[3] & AMD_PN_FID_VID))
|
| 343 | return 0;
|
| 344 | /* Extended CPUID signature value */
|
| 345 | do_cpuid(0x80000001, regs);
|
| 346 | cstate = kmalloc(sizeof(struct k8pnow_cpu_state), M_DEVBUF, M_WAITOK);
|
| 347 | if (!cstate) {
|
| 348 | kprintf("powernow: not enough memory\n");
|
| 349 | return 1;
|
| 350 | }
|
| 351 | cstate->n_states = 0;
|
| 352 |
|
| 353 | status = rdmsr(MSR_AMDK7_FIDVID_STATUS);
|
| 354 | maxfid = PN8_STA_MFID(status);
|
| 355 | maxvid = PN8_STA_MVID(status);
|
| 356 |
|
| 357 | if (PN8_STA_SFID(status) != PN8_STA_MFID(status))
|
| 358 | techname = "PowerNow!";
|
| 359 | else
|
| 360 | techname = "Cool`n'Quiet";
|
| 361 |
|
| 362 | if (!k8pnow_states(cstate, 0, maxfid, maxvid))
|
| 363 | k8pnow_states(cstate, regs[0], maxfid, maxvid);
|
| 364 |
|
| 365 | len = 0;
|
| 366 | if (cstate->n_states) {
|
| 367 | freq_len = cstate->n_states * (sizeof("9999 ")-1) + 1;
|
| 368 | kprintf("%s speeds:",
|
| 369 | techname);
|
| 370 | for (i = cstate->n_states; i > 0; i--) {
|
| 371 | state = &cstate->state_table[i-1];
|
| 372 | kprintf(" %d", state->freq);
|
| 373 | len += ksnprintf(freqs_available + len, freq_len - len, "%d%s",
|
| 374 | state->freq,
|
| 375 | i > 1 ? " " : "");
|
| 376 |
|
| 377 | }
|
| 378 | kprintf(" MHz\n");
|
| 379 | k8pnow_current_state = cstate;
|
| 380 | k8_powernow_setperf(cstate->state_table[0].freq);
|
| 381 | } else {
|
| 382 | kfree(cstate, M_DEVBUF);
|
| 383 | kprintf("powernow: no power states found\n");
|
| 384 | return 2;
|
| 385 | }
|
| 386 |
|
| 387 | /*
|
| 388 | * Setup the sysctl sub-tree machdep.powernow.*
|
| 389 | */
|
| 390 | oid = SYSCTL_ADD_NODE(&machdep_powernow_ctx,
|
| 391 | SYSCTL_STATIC_CHILDREN(_machdep), OID_AUTO, "powernow",
|
| 392 | CTLFLAG_RD, NULL, "");
|
| 393 | if (oid == NULL)
|
| 394 | return(EOPNOTSUPP);
|
| 395 | oid = SYSCTL_ADD_NODE(&machdep_powernow_ctx, SYSCTL_CHILDREN(oid),
|
| 396 | OID_AUTO, "frequency", CTLFLAG_RD, NULL, "");
|
| 397 | if (oid == NULL)
|
| 398 | return(EOPNOTSUPP);
|
| 399 | leaf = SYSCTL_ADD_PROC(&machdep_powernow_ctx, SYSCTL_CHILDREN(oid),
|
| 400 | OID_AUTO, "current", CTLTYPE_INT | CTLFLAG_RW, NULL, 0,
|
| 401 | powernow_sysctl_helper, "I",
|
| 402 | "Current CPU frequency for AMD PowerNow!");
|
| 403 | if (leaf == NULL)
|
| 404 | return(EOPNOTSUPP);
|
| 405 | leaf = SYSCTL_ADD_STRING(&machdep_powernow_ctx, SYSCTL_CHILDREN(oid),
|
| 406 | OID_AUTO, "available", CTLFLAG_RD, freqs_available,
|
| 407 | sizeof(freqs_available),
|
| 408 | "CPU frequencies supported by AMD PowerNow!");
|
| 409 | if (leaf == NULL)
|
| 410 | return(EOPNOTSUPP);
|
| 411 | return(0);
|
| 412 | }
|
| 413 |
|
| 414 | static int
|
| 415 | powernow_modevh(struct module *m, int what, void *arg __unused)
|
| 416 | {
|
| 417 | int error;
|
| 418 |
|
| 419 | switch(what) {
|
| 420 | case MOD_LOAD:
|
| 421 | error = sysctl_ctx_init(&machdep_powernow_ctx);
|
| 422 | if (error != 0)
|
| 423 | break;
|
| 424 | error = powernow_init();
|
| 425 | break;
|
| 426 | case MOD_UNLOAD:
|
| 427 | if(k8pnow_current_state)
|
| 428 | kfree(k8pnow_current_state, M_DEVBUF);
|
| 429 | error = sysctl_ctx_free(&machdep_powernow_ctx);
|
| 430 | break;
|
| 431 | default:
|
| 432 | error = EINVAL;
|
| 433 | break;
|
| 434 | }
|
| 435 | return(error);
|
| 436 | }
|
| 437 | static moduledata_t powernow_mod = {
|
| 438 | "powernow",
|
| 439 | powernow_modevh,
|
| 440 | NULL,
|
| 441 | };
|
| 442 |
|
| 443 | DECLARE_MODULE(powernow, powernow_mod, SI_BOOT2_KLD, SI_ORDER_ANY);
|